



3rd Thesis Advisory Committee (TAC) Meeting

- 1) Theses update**
- 2) Post growth thermal treatment of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI**
- 3) 10 theses about the theses**

03.05.2023

Oliver Steuer


Supervisors: Dr. Slawomir Prucnal, Dr. Yordan Georgiev

Update

Title: Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys

III. Fabrication and characterisation of junction less transistors

- Device fabrication
- Influence of post growth PLA on device performance (**Today**)



II. Fabrication of GeSn and SiGeSn thin films on SOI

- Ion implantation + FLA
- MBE and post growth thermal treatment: PLA, (FLA) (**Today**)

I. Fabrication of GeSn and SiGeSn thick films

- Post growth thermal treatment: FLA, PLA
- Characterisation: RBS, SIMS, XRD, TEM...

Paper 1: published
Paper 2: in submission process

Outline


- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys -

Update


Transistor fabrication

- Material analysis $\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_x\text{OI}$ -
 - Device analysis -
 - Summary $\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_x\text{OI}$ -
 - 10 theses about the theses -

Transistor fabrication – general process flow



Transistor fabrication – general process flow



Outline

- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys -

Update




Transistor fabrication

- Material analysis $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - Device analysis -
 - Summary $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - 10 theses about the theses -

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

As grown: Elemental distribution


- Targeted layer stack
- No O at $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ / SOI interface
- Homogeneous Sn distribution
- Slightly inhomogeneous surface with oxides



$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

As grown: crystal structure: mainly single crystalline

$\text{Ge}_{0.94}\text{Sn}_{0.06}$



Lattice mismatch:
5.3%
→ strain or defect formation

(c)

(e)

GeSn

(e)


Interface
Staking faults

Amorphous
inclusions or
misoriented
grains

Interlayer
Staking faults

$\text{Si}_{0.14}\text{Ge}_{0.80}\text{Sn}_{0.06}$

1.8%



(d)

(f)

SiGeSn

Si

(f)

(g)

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation


Post growth PLA

Experiment:

PLA with 3 different energy densities on one $10 \times 10 \text{ mm}^2$ sample

Analysis:

- XRD
- RBS
- μ -Raman
- SIMS
- TEM
- Hall effect




$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

Post growth PLA - XRD

SOI material leads to some challenges:

- Low intensities
- Alignment issues





$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

Post growth PLA – XRD: RSM (004)

Layer tilt: $\arctan(\delta) = \frac{q_{xSi}}{q_{zSi}} - \frac{q_{xSiGeSn}}{q_{xSiGeSn}} \approx 1E-2^\circ$ and $1E-5^\circ$



→ Alignment on Si bulk ok



$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

Post growth PLA – XRD: HRXRD (004)

- No influence due to FLA
- Higher intensity and peak shift after PLA




$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation


Post growth PLA – XRD: RSM (224)

$\text{Ge}_{1-x}\text{Sn}_x$ OI


TEM $\text{Ge}_{0.94}\text{Sn}_{0.06}$ as grown



$\text{Ge}_{0.94}\text{Sn}_{0.06}$ as grown $1 \times 1 \text{ cm}^2$, without monochromator



- Almost strain relaxed as grown state
- Recrystallization due to PLA
- Similar peak position




$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

Post growth PLA – XRD: RSM (224)


$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI

- Slight compressive strained
- Peak shift upwards after PLA 0.15 J cm^{-2}
- PLA > 0.2 shift towards Si
- Next step:
Strain calculation



$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation

Post growth PLA – SIMS





- Shift towards deeper sputter depth due to sputter rate
- Out diffusion of Sn
- Sb concentration almost unaffected

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation



Post growth PLA – TEM

$\text{Ge}_{1-x}\text{Sn}_x$ OI

As grown



PLA 0.2 J cm^{-2}




$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation




Post growth PLA – TEM

$\text{Ge}_{1-x}\text{Sn}_x$ OI

As grown



PLA 0.2 J cm^{-2}





$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation



Post growth PLA – TEM

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI

As grown



PLA 0.25 J cm⁻²





$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI characterisation



Post growth PLA – TEM

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ OI

As grown



PLA 0.25 J cm⁻²



Outline


- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys -

Update

Transistor fabrication


- Material analysis $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - Device analysis -
 - Summary $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - 10 theses about the theses -

Transistor fabrication – general process flow



Transistor fabrication


$\text{Ge}_{1-x}\text{Sn}_x\text{OI}$



- Double sweep
- $I_{ON} = 6E-6 \text{ A}$
- $I_{OFF} = 2E-10 \text{ A}$
- $I_{OFF} = 1E-11 \text{ A}$


Influence Al₂O₃:

- Hysteresis ↓
- $I_{on}/I_{OFF} 6E+5$ ↑




Transistor fabrication

$\text{Ge}_{1-x}\text{Sn}_x\text{OI}$





Influence PLA



Transistor fabrication


$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{O}$



- Double sweep
- $I_{\text{ON}} = 1\text{E}-5 \text{ A}$
- $I_{\text{OFF}} = 1\text{E}-8 \text{ A}$
- $I_{\text{OFF}} = 2\text{E}-9 \text{ A}$


Influence Al₂O₃:

- Left shift
- Hysteresis ↓
- $I_{\text{on}}/I_{\text{OFF}} 5\text{E}+4$




Transistor fabrication

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{O}$



Influence PLA



Outline

- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys -

Update

Transistor fabrication

- Material analysis $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - Device analysis -
 - Summary $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - 10 theses about the theses -

Summary $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$

- Device fabrication process adjusted based on previous results
- $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ growth on Si caused defects in $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ layer
- Post growth PLA performed
 - Amorphous inclusions can crystallize due to PLA
 - PLA can lead to Sn surface diffusion
- $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ and $\text{Ge}_{1-x}\text{Sn}_x\text{OI}$ transistors fabricated
 - High I_{ON} could be achieved
 - Al_2O_3 increases the I_{ON}/I_{OFF} ratio, reduces hysteresis
 - Problems to turn the off transistor while using back gate
 - Control via top gate

Outline

- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys -

Update

Transistor fabrication

- Material analysis $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - Device analysis -
 - Summary $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x\text{OI}$ -
 - 10 theses about the theses -

10 theses about the theses

1. $\text{Ge}_{1-x}\text{Sn}_x$ and $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys are promising group IV semiconductor alloys of integrated circuits.
2. $\text{Ge}_{1-x}\text{Sn}_x$ and $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys can be fabricated by ion beam implantation and flash lamp annealing.
3. Millisecond Flash lamp annealing can be used for contact formation and recrystallization processes.
4. Nanosecond pulsed laser annealing with energy densities above the melting threshold leads to strain relaxation and elemental redistribution.
5. Nanosecond pulsed laser annealing can improve the quality of MBE grown $\text{Ge}_{1-x}\text{Sn}_x$ and $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ alloys on silicon on insulator, but leads to redistribution of elements within the layer.
6. CMOS compatible fabrication of $\text{Ge}_{1-x}\text{Sn}_x$ and $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ $x = 6$ at.%, $y = 80$ at.% junction less transistors is feasible.
7. Junction less $\text{Ge}_{1-x}\text{Sn}_x$ and $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$ $x=6$ at.%, $y= 80$ at.% transistors achieves a large on currents
8. Post growth thermal treatments can improve the device performance
9. Open for transistor topic
10. Open for transistor topic

Open topics

- Status talk
- 3rd reviewer
- Submission date