



Cooperation between: HZDR and Chair of material science and nanotechnology (TUD)

14.10.2022

Oliver Steuer

Supervisor: Dr. Slawomir Prucnal, Dr. Yordan Georgiev

Introduction

Group IV heterostructures for future nanoelectronic devices

- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_y$ alloys -

III Transistor characterisation

$\text{Ge}_{1-x}\text{Sn}_x\text{OI JNT}$

II Process development


Contact formation

Etching

Lithography

I Material characterisation

GeSn and SiGeSn



Outline

- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_y$ alloys -


Motivation

Transistor fabrication

- Material analysis -
- Device analysis -

Summary


Motivation



Advantages:

- effective band gap engineering
- high carrier mobilities
- integration in silicon based processes
- optoelectronics and nanoelectronics on same chip


optoelectronics



same chip


nanoelectronics

III	IV	V
B	C	N
Al	Si	P
Ga	Ge	As
In	Sn	Sb
Ti	Pb	Bi




Junction-Less Transistor

Transistor fabrication – general process flow



Transistor fabrication – general process flow






Transistor fabrication

Material analysis





Molecular Beam Epitaxy (MBE)

2



Transistor fabrication

Material analysis





SIMNRA simulation:


Material	Ge (at. %)	Sn (at. %)	Thickness (nm)
Ge _{0.94} Sn _{0.06} as grown	94	6	20
Ge _{0.94} Sn _{0.06} FLA	94	6	18

Transistor fabrication

Material analysis





Ge reference



No α-Sn or β-Sn segregations during MBE or due to FLA.



Transistor fabrication

Material analysis



$\text{Ge}_{0.94}\text{Sn}_{0.06}:\text{Sb}$ $n_{\text{Sb}} = 1\text{E}+19 \text{ cm}^{-3}$

Hall effect measurements
in Van der Pauw configuration



Outline

- Fabrication and characterisation of $\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_y$ alloys -

Motivation

Transistor fabrication

- Material analysis -
- Device analysis -




Summary

Transistor fabrication


Patterning of NW

Electron Beam Lithography (EBL) 3

Development 4






1 μ m long NW









HSQ Nanowire (NW) width:

- 50 nm
- 30 nm
- 20 nm




Transistor fabrication

Dry etching




F-Based RIE:

- High roughness
 - Shrinking of NW
- Process needs to be optimized





Transistor fabrication

ALD



Thermal ALD at. 150 °C with TMA and H₂O

- 1% BHF
- 7 nm Al₂O₃





Gregory N. Parsons , Steven M. George , and Mato Knez , Guest Editors;
Progress and future directions for Atomic layer deposition and ALD-based chemistry. 2011
DOI: 10.1557/mrs.2011.238



Transistor fabrication

Contact formation

- UV Lithography of MAN1420
- HF dip
- Ni evaporation
- FLA 29 J/cm²




Successful formation of NiGeSn ✓





Transistor fabrication


Device analysis




7 Contact formation



Transfer characteristic







Output characteristic



Transistor fabrication





Top gate fabrication

- PMMA spin coating
- EBL
- Development
- Pt evaporation



Transistor fabrication

Device analysis



Observation:

- RIE needs to be optimized
→ Cl based RIE
- Al₂O₃ dielectric is not visible
- Pt top gate not continuous

Outline

Group IV semiconductor alloys:
From material towards first Junction–Less Nanowire Transistors

Motivation

Challenges


Transistor fabrication

- Material analysis -
- Device analysis -

Summary

Summary

- Material analysis:
 - GeSn layer by MBE
 - Layer stack
 - Chemical composition
 - Post growth FLA improves layer quality
- Device analysis:
 - Most process steps are usable
- Other Materials:
 - MBE: GeSn, SiGeSn
 - Ion implantation: Ge:Sn, SiGe:Sn



No	Step name	Status
2	MBE	✓
3 NW patterning	3-1 Spin coating MAN 1420	✓
	3-2 Post bake	✓
	3-3 Oxide etching	✓
	3-4 Si-SiO2 deposition Marker	✓
	3-5 Lift off	✓
	3-6 Oxide etching	✓
	3-7 HSQ spin coating	✓
	3-7 Post bake	✓
	3-8 EBL	✓
4	Development	✓
5	ICP RIE	✗
6 ALD	6-1 Stripping HSQ	✓
	6-2 Al ₂ O ₃ deposition	✓
7 Contact formation	7-1 Spin coating	✓
	7-2 Post bake	✓
	7-3 Oxide etching	✓
	7-4 Ni deposition	✓
	7-5 Lift off MAN 1420	✓
	7-6 FLA contact formation	✓
8 Top contact	7-1 Pre bake	✓
	7-2 Spin coating PMMA	✓
	7-3 Post bake	✓
	7-4 EBL	✓
	7-5 PMMA Development	✓
	7-6 Pt deposition	✓
	7-7 Lift off	✓

* Cleaning steps are not included