

# Promotionsvorhaben

## Oliver Steuer

- Thema und Projekt -
- Aktueller Stand -
- Ausblick -

Oliver Steuer  
06.05.2022

Institute of Ion Beam Physics and Materials Research  
Helmholtz-Zentrum Dresden-Rossendorf

# Promotionsvorhaben

## Oliver Steuer

- Thema und Projekt -
- Aktueller Stand -
- Ausblick -


Oliver Steuer  
06.05.2022

Institute of Ion Beam Physics and Materials Research  
Helmholtz-Zentrum Dresden-Rossendorf

# Motivation

Si

- + cheap
- + well understood
- + SiO<sub>2</sub>
- + well developed technology
- carrier mobility



Semiconductors	Group IV	
	Si	Ge
Electron mobility (cm <sup>2</sup> /Vs)	1600	3900
Hole mobility (cm <sup>2</sup> /Vs)	430	1900

YEAR OF PRODUCTION	2020	2022	2025	2028	2031	2034
Logic industry "Node Range" Labeling (nm)	G48M36 "5"	G45M24 "3"	G42M20 "2.1"	G40M16 "1.5"	G38M16T2 "1.0 eq"	G38M16T4 "0.7 eq"
IDM-Foundry node labeling	I7-f5	I5-f3	I3-f2.1	I2.1-f1.5	I1.5e-f1.0e	I1.0e-10.7e
Logic device structure options	FinFET	FinFET LGAA	LGAA	LGAA	LGAA-3D	LGAA-3D
Mainstream device for logic	FinFET	FinFET	LGAA	LGAA	LGAA-3D	LGAA-3D
LOGIC TECHNOLOGY ANCHORS						
Patterning technology inflection for Mx interconnect	193I, EUV DP	193I, EUV DP	193I, EUV DP	193I, High-NA EUV	193I, High-NA EUV	193I, High-NA EUV
Beyond-CMOS as complimentary to mainstream CMOS	-	-	-	2D Device, FeFET	2D Device, FeFET	2D Device, FeFET
Channel material technology inflection	SIGe25%	SIGe50%	SIGe50%	Ge, 2D Mat	Ge, 2D Mat	Ge, 2D Mat
Process technology inflection	Conformal Doping, Contact	Channel, RMG	Lateral /Atomic Etch	Non-Cu Mx	3DVL Si	3DVL Si
Stacking generation inflection	2D	3D-stacking: W2W, D2W Mem-on- Logic	3D-stacking: W2W, D2W Mem-on- Logic	3D-stacking, Fine-pitch stacking, P-over-N, Mem-on- Logic	3D-stacking, 3DVL St: Mem-on- Logic with Interconnect	3D-stacking, 3DVL St: Logic-on- Logic

\*Note: Information based on 2020 IRDS More Moore Table MM01

Source: International Roadmap for Devices and Systems (IRDS™) 2021 Edition | IRDS™ 2021: Metrology



# Motivation

$\text{Ge}_{1-x}\text{Sn}_x$

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$

## Advantages:

- effective band gap engineering •
  - high carrier mobilities •
- integration in silicon based processes •
- optoelectronics and nanoelectronics on same chip •



P.Moontragoon, Z. Ikonić, and P. Harrison; Band structure calculations of Si-Ge-Sn alloys: achieving direct band gap materials. Semiconductor science and technology, 2007.


# Motivation

$\text{Ge}_{1-x}\text{Sn}_x$

$\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$

## Advantages:

- effective band gap engineering
  - high carrier mobilities
- integration in silicon based processes
- optoelectronics and nanoelectronics on same chip




same chip

optoelectronics

nanoelectronics

III	IV	V
B	C	N
Al	Si	P
Ga	Ge	As
In	Sn	Sb
Ti	Pb	Bi



# BMBF-Project



Dr. Sławomir Prucnal



Moazzam Khan



Oliver Steuer

## Group IV heterostructures for future nanoelectronic devices

### III Transistor fabrication & characterisation

$\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_y\text{OI JNT}$

### II Process development

Contact formation

Annealing

Ion implantation

### I Material characterisation

GeSn and SiGeSn

Anwendung

### Post Si based nano electronic

vertikale SiGeSn-TFETs & -NanoFETs



ROHDE & SCHWARZ

GLOBALFOUNDRIES

HZDR  
Universität  
RWTH AACHEN  
UNIVERSITY

ROVAK

Fabrication with epitaxy  
(CVD, MBE)



HZDR  
Universität  
RWTH AACHEN  
UNIVERSITY

iP  
RIXTON  
siltronic  
perfect silicon solutions

Devices

Processes

Material

fabrication with I<sup>2</sup>-FLA



SiGeSn

DRESDEN  
concept

HZDR

Member of Helmholtz Association

# Challenges

## $\text{Si}_{1-x-y}\text{Ge}_y\text{Sn}_x$

- Solubility of Sn < 1%




Fig. Calculated Sn solid solubility curves as a function of temperature for various Si-Ge solid compositions. The dashed line correspond to the ternary eutectic points.

J.P. Fleurial, A. Borshchevsky, SiGe-Metal ternary phase diagram calculations, J. Electrochem. Sci. 137 (1990) 2928, DOI:10.1149/1.2087101

## $\text{Ge}_{1-x}\text{Sn}_x$

- solubility limit < 1%




Fig. Equilibrium phase diagram of Ge-Sn. Shown is the Ge rich side up to 15%Sn.


E. Kasper, M. Kittler, M. Oehme, and T. Argirov: Germanium tin: silicon photonicstoward the mid-infrared; 2013

# Challenges

## GeSn

- compressive strain

size:



layer stack:


GeSn or SiGeSn

Substrate (Si or Ge)


# Material fabrication SiGeSn

## Ion implantation and FLA - process

Ion implantation



FLA: Recrystallization





<https://www.hzdr.de/db/Pic?pOid=56057>

# Material fabrication GeSn

## Ion implantation and FLA

- up to 6% Sn for GeSn on Si





S. Prucnal, Y. Berencén, M. Wang<sup>1</sup>, L. Rebohle, R. Kudrawiec, M. Polak, V. Zviagin, R. Schmidt-Grund, M. Grundmann, J. Grenzer, M. Turek, A. Droździel, K. Pyszniak, J. Zuk, M. Helm, W. Skorupa, and S. Zhou  
Band gap renormalization in n-type GeSn alloys made by ion implantation and flash lamp annealing, Journal of Applied Physics, 125 (2019).

# Material fabrication SiGeSn

## Ion implantation and FLA

- up to 4.5% Sn for SiGeSn on Si



# Promotionsvorhaben

## Oliver Steuer

- Thema und Projekt -
- Aktueller Stand -
- Material characterisation -
- Ausblick -

Oliver Steuer


06.05.2022

Institute of Ion Beam Physics and Materials Research  
Helmholtz-Zentrum Dresden-Rossendorf

# Band-gap and strain engineering in GeSn alloys using post-growth pulsed laser melting



laser wavelength: 308 nm  
annealing time: 28 ns  
annealed area: 5x5 mm<sup>2</sup>




<b>samples</b>	<b>energy density [J/cm<sup>2</sup>]</b>
a)	0.20
b)	0.25
c)	0.30
g)	0.35
e)	0.40
f)	0.50
g)	0.60

Measurements:  
μRaman, HRXRD, TEM, PR  
Hall effect,  
Positron annihilation spectroscopy


# Band-gap and strain engineering in GeSn alloys using post-growth pulsed laser melting

## HRXRD – RSM:

GeSn<sub>as-grown</sub>



GeSn<sub>PLM-0.5</sub>



	Sn (at.%)	$a_{\parallel}$ (Å)	$a_{\perp}$ (Å)	$a_0$ (Å)	$\varepsilon_{\parallel XRD}$
Ge <sub>as-grown</sub>	-	5.6647	5.6503	5.6575	0.0009
GeSn <sub>as-grown</sub>	11.1	5.6928	5.7944	5.7502	-0.0100
GeSn	10.2	5.6811	5.7907	5.7430	-0.0108
GeSn <sub>PLM-0.4</sub>	9.6	5.7361	5.7394	5.7380	-0.0003
GeSn <sub>PLM-0.5</sub>	8.9	5.7478	5.7190	5.7316	0.0028
GeSn <sub>PLM-0.6</sub>	8.9	5.7536	5.7149	5.7318	0.0038

Compressive strain



Tensile strain


# Band-gap and strain engineering in GeSn alloys using post-growth pulsed laser melting

TEM:

bright-field TEM

EDX


HRTEM



# Band-gap and strain engineering in GeSn alloys using post-growth pulsed laser melting

## Summary:



- control of the molten layer thickness
- afterwards still single crystalline samples
- small redistribution of Sn
- direct band gap is about 0.5 eV
- **able to release in plain strain**



# Band-gap and strain engineering in GeSn alloys using post-growth pulsed laser melting

## Outlook:

- Defect evolution in GeSn
- Relaxed GeSn as virtual substrate for  $\text{GeSn}_{0,06}$



# Promotionsvorhaben

## Oliver Steuer

- Thema und Projekt -
- Aktueller Stand -
  - Transistor fabrication -
  - Ausblick -


Oliver Steuer

06.05.2022

Institute of Ion Beam Physics and Materials Research  
Helmholtz-Zentrum Dresden-Rossendorf

# JL-FET principles

Utilizes a semiconductor film with a gate to control its resistance and hence, the current flowing through it.




Source




Drain

# Fabrication of n-type SiGe-JNT




# Materials for fabrication

## Ion implantation and FLA





P doped SiGe  
Ga doped SiGe




P doped SiGeSn  
Ga doped SiGeSn

## Molecular beam epitaxy









# Fabrication of n-type GeSn-JNT



# Fabrication of n-type GeSn-JNT



## 2. Patterning of nanowires (NW) - E-beam lithography -




# Fabrication of n-type GeSn-JNT



## 2. Patterning of nanowires (NW) - RIE -


### A) F-Based RIE

C4F8 = 22 sccm; SF6 = 10sccm; O2 = 5 sccm  
Pressure = 0.9 Pa ICP power = 400 W  
**RF power = 12 W Etch time = 28 s**



### B) F-Based RIE

C4F8 = 22 sccm; SF6 = 10sccm; O2 = 5 sccm  
Pressure = 0.9 Pa ICP power = 400 W  
**RF power = 14 W Etch time = 30 s**




# Fabrication of n-type GeSn-JNT



## 2. Patterning of nanowires (NW) - HSQ removal -


### A) F-Based RIE

C4F8 = 22 sccm; SF6 = 10sccm; O2 = 5 sccm  
Pressure = 0.9 Pa ICP power = 400 W  
**RF power = 12 W Etch time = 28 s**




### B) F-Based RIE

C4F8 = 22 sccm; SF6 = 10sccm; O2 = 5 sccm  
Pressure = 0.9 Pa ICP power = 400 W  
**RF power = 14 W Etch time = 30 s**



# Fabrication of n-type GeSn-JNT





# Fabrication of n-type GeSn-JNT

## 5. FLA



## 5. Electrical characterisation BG-transfer characteristic





# Fabrication of n-type GeSn-JNT

## 6. Gate metal



## 6. Top gate

- Electrical characterisation
- TEM



# Promotionsvorhaben

## Oliver Steuer



- Thema und Projekt -
- Aktueller Stand -
- Ausblick -

Oliver Steuer  
06.05.2022

Institute of Ion Beam Physics and Materials Research  
Helmholtz-Zentrum Dresden-Rossendorf

# Outlook and PhD topic

## Group IV heterostructures for future nanoelectronic devices



- Electrical charakertsation
- 4 types of Sn implanation
- 6 transistors MBE

- Influence of FLA of  $\text{Al}_2\text{O}_3$  on Ge and Si
- Ion implantationen P, Ga and Sn
- Contact formation (CTLM)

- Band gab and strain engineering
- Defect investegation in GeSn and SiGeSn
- Virtual Substrate for GeSn and SiGeSn
- Material for transistors

### III Transistor fabrication & characterisation

$\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_y\text{OI JNT}$

### II Process development

Contact formation

Annealing

Ion implantation

Devices

Processes


### I Material characterisation

GeSn and SiGeSn

Material

Topic?: Fabrication and characterisation of  $\text{Si}_{1-x-y}\text{Ge}_x\text{Sn}_y$  alloys

# Pitfalls



- Thin films difficult for material characterisation
- Si below main layer
- Cleanroom HZDR not always open (Corona + construction site April- September)
- RIE in partner institute
- Sn segregation during processes possible
- Delays in processes due to broken tools